



## H2



PIN:

- ① INPUT
- ②  $V_{CC1}$
- ③  $V_{CC2}$
- ④ OUTPUT
- ⑤ GND


# H2R



PIN:


- |             |             |       |
|-------------|-------------|-------|
| ① INPUT     | ③ $V_{CC2}$ | ⑤ GND |
| ② $V_{CC1}$ | ④ OUTPUT    |       |

# H3A,B,C



PIN:	A	B	C
①	INPUT	INPUT	INPUT
②	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>BB</sub>
③	V <sub>CC2</sub>	V <sub>BB</sub>	V <sub>CC1</sub>
④	V <sub>CC3</sub>	V <sub>CC2</sub>	V <sub>CC2</sub>
⑤	OUTPUT	OUTPUT	OUTPUT
⑥	GND	GND	GND


# H3R



PIN:

- |             |             |          |
|-------------|-------------|----------|
| ① INPUT     | ③ $V_{CC2}$ | ⑤ OUTPUT |
| ② $V_{CC1}$ | ④ $V_{CC3}$ | ⑥ GND    |


# H6



PIN:

- ① INPUT
- ②  $V_{CC1}$
- ③  $V_{CC2}$
- ④ OUTPUT
- ⑤ GND

# H8




PIN:

- |                    |                    |
|--------------------|--------------------|
| ① INPUT            | ⑨ V <sub>CC2</sub> |
| ②~④ GND            | ⑩ GND              |
| ⑤ V <sub>CC1</sub> | ⑪ OUTPUT           |
| ⑥~⑧ GND            | ⑫ GND              |



# H11




PIN:

- ① INPUT
- ②  $V_{CC1}$
- ③  $V_{BB}$
- ④  $V_{CC2}$
- ⑤ OUTPUT
- ⑥ GND




# H12A,B





PIN:	A	B
①	INPUT	INPUT
②	V <sub>CC1</sub>	V <sub>CC1</sub>
③	V <sub>BB</sub>	V <sub>CC2</sub>
④	V <sub>CC2</sub>	V <sub>CC3</sub>
⑤	OUTPUT	OUTPUT
⑥	GND	GND

# H13A,B



PIN:	A	B
①	INPUT	INPUT
②	V <sub>CC1</sub>	V <sub>CC1</sub>
③	V <sub>BB</sub>	V <sub>CC2</sub>
④	V <sub>CC2</sub>	V <sub>CC3</sub>
⑤	OUTPUT	OUTPUT
⑥	GND	GND


# H14



PIN:

- ① INPUT
- ②  $V_{CC1}$
- ③  $V_{CC2}$
- ④ OUTPUT
- ⑤ GND

# H15




PIN:

- ① INPUT
- ②  $V_{CC1}$
- ③  $V_{CC2}$
- ④  $V_{CC3}$
- ⑤ OUTPUT
- ⑥ GND




# H17



- PIN:
- ① INPUT
  - ②  $V_{CC2}$
  - ③  $V_{CC2}$
  - ④ OUTPUT
  - ⑤ GND


# H18



PIN:

- |             |             |
|-------------|-------------|
| ① OUTPUT    | ⑤ $V_{CC1}$ |
| ② GND       | ⑥ GND       |
| ③ $V_{CC2}$ | ⑦ INPUT     |
| ④ GND       | ⑧ GND       |


# H24



- |            |            |
|------------|------------|
| ① OUTPUT   | ⑤ $V_{D2}$ |
| ② $V_{G1}$ | ⑥ OUTPUT   |
| ③ $V_{D1}$ | ⑦ GND      |
| ④ $V_{G2}$ |            |





# H25





- ① INPUT
- ②  $V_{CC1}$
- ③  $V_{CC2}$
- ④  $V_3$
- ⑤ OUTPUT
- ⑥ GND

# H26



- |                    |                    |       |
|--------------------|--------------------|-------|
| ① INPUT            | ③ V <sub>CC2</sub> | ⑤ GND |
| ② V <sub>CC1</sub> | ④ OUTPUT           |       |


# H27



- |             |             |          |
|-------------|-------------|----------|
| ① INPUT     | ③ $V_{BB}$  | ⑤ OUTPUT |
| ② $V_{CC2}$ | ④ $V_{CC1}$ | ⑥ GND    |




# H28




- |                               |                             |
|-------------------------------|-----------------------------|
| ① $P_{IN}$ : RF INPUT         | ④ $V_{CC2}$ : 2nd DC SUPPLY |
| ② $V_{CC1}$ : 1st DC SUPPLY   | ⑤ $P_O$ : RF OUTPUT         |
| ③ $V_{BB}$ : BASE BIAS SUPPLY | ⑥ GND : FIN                 |

# H46





- |                                       |                              |
|---------------------------------------|------------------------------|
| ① P <sub>IN</sub> : RF INPUT          | ④ P <sub>O</sub> : RF OUTPUT |
| ② V <sub>GG</sub> : GATE BIAS SUPPLY  | ⑤ GND : FIN                  |
| ③ V <sub>DD</sub> : DRAIN BIAS SUPPLY |                              |

# H47



- |                                |                       |
|--------------------------------|-----------------------|
| ① $P_O$ : RF OUTPUT            | ④ $P_{IN}$ : RF INPUT |
| ② $V_{DD}$ : DRAIN BIAS SUPPLY | ⑤ GND : FIN           |
| ③ $V_{GG}$ : GATE BIAS SUPPLY  |                       |


# H50



- |                                |                     |
|--------------------------------|---------------------|
| ① $P_{IN}$ : RF INPUT          | ④ $P_O$ : RF OUTPUT |
| ② $V_{GG}$ : GATE BIAS SUPPLY  | ⑤ GND : FIN         |
| ③ $V_{DD}$ : DRAIN BIAS SUPPLY |                     |




T-1B



- ① EMITTER
- ② COLLECTOR
- ③ BASE


**T-8,C,E**



- ① EMITTER
- ② BASE
- ③ COLLECTOR JEDEC: TO-39

NOTE T-8C: COLLECTOR ELECTRODE IS CONNECTED WITH CASE.  
 T-8E: EMITTER ELECTRODE IS CONNECTED WITH CASE.

# T-30,E




T-30

- ① BASE
- ② COLLECTOR (FIN)
- ③ EMITTER
- ④ FIN (COLLECTOR)

T-30E

- ① BASE
- ② EMITTER (FIN)
- ③ COLLECTOR
- ④ FIN (EMITTER)

# T-31,B,E




T-31B

- ① COLLECTOR
- ② BASE (FLANGE)
- ③ EMITTER
- ④ BASE (FLANGE)

T-31E

- ① COLLECTOR
- ② EMITTER (FLANGE)
- ③ BASE
- ④ EMITTER (FLANGE)


# T-40,E



- ① COLLECTOR
- ② EMITTER
- ③ BASE
- ④ EMITTER



NOTE T-40: ALL ELECTRODES ARE ISOLATED FROM FLANGE.  
 T-40E: EMITTER ELECTRODES ARE CONNECTED WITH FLANGE.

# T-41,E




NOTE T-41: ALL ELECTRODES ARE ISOLATED FROM FLANGE.  
 T-41E: EMITTER ELECTRODES ARE CONNECTED WITH FLANGE.

# T-43



- ① COLLECTOR
- ② EMITTER
- ③ BASE
- ④ EMITTER


# T-44



- ① COLLECTOR
- ② BASE (FLANGE)
- ③ EMITTER
- ④ BASE (FLANGE)




# T-45,E



- ① COLLECTOR
- ② EMITTER
- ③ BASE
- ④ EMITTER



NOTE T-45: ALL ELECTRODES ARE ISOLATED FROM FLANGE.  
T-45E: EMITTER ELECTRODES ARE CONNECTED WITH FLANGE.

# T-46





- ① COLLECTOR
- ② EMITTER (FLANGE)
- ③ BASE
- ④ EMITTER (FLANGE)

# T-47



- ① COLLECTOR
- ② EMITTER (FLANGE)
- ③ BASE
- ④ EMITTER (FLANGE)
- ⑤ FIN (EMITTER)


# TC-17



- ① EMITTER (CASE)
- ② BASE
- ③ COLLECTOR



X-139



- ① COLLECTOR
- ② EMITTER
- ③ BASE (FLANGE)