




For SD card interface details see Section 2 of:  
<http://wiki.openwrt.org/OpenWrtDocs/Customizing>



This design/schematic/layout is free; you can redistribute it under the terms of the GNU General Public License as published by the Free Software Foundation; either Version 2 of the License, or (at your option) any later version.  
 This design/schematic/layout is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See GNU General Public license for more details.

**U2 AND BUFFERING**  
 U2 allows us to isolate the very fast BF533 signals from our circuit. The banks of Rs on either side of U2 allow independent adjustment of rise times.

**USE OF PF PINS**  
 PF2 also used for GUI\_LED1 on STAMP  
 PF3 also used for GUI\_LED2 on STAMP  
 PF4 also used for GUI\_LED3 on STAMP  
 PF5 also used for GUI\_BUTTON1 on STAMP



NOTE: Make sure height of J6 doesn't foul with STAMP PCB, consider mounting o bottom of PCB

<b>FOUR PORT FXO DAUGHTER CARD FOR BF533 STAMP</b>			
TITLE	FILE: 4fxo.sch		
PAGE	1	OF	1
REVISION:	0.1		
DRAWN BY:	David Rowe		

No components here to clear J5 (CPLD) on STAMP